

## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant:

Chia-Chung Wang et al.

Assignee:

**Bridge Semiconductor Corporation** 

Title:

METHOD OF MAKING A SEMICONDUCTOR CHIP

ASSEMBLY WITH A CONDUCTIVE TRACE AND A

**SUBSTRATE** 

Serial No.:

10/646,415

Filed:

August 22, 2003

Examiner:

Unknown

Group Art Unit:

Unknown

Atty. Docket No.:

BDG018

COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, VA 22313-1450

## INFORMATION DISCLOSURE STATEMENT

Pursuant to Applicant's duty of disclosure under 37 C.F.R. § 1.56 and §§ 1.97-1.98, Applicant hereby provides a copy of the documents identified on the enclosed Form PTO-1449.

The filing of this Information Disclosure Statement shall not be construed as a representation that a search has been made, an admission that any of these documents, alone or in any combination, is considered to be material to patentability, an admission that any of these documents is prior art as to the above-identified application, or an admission against interest in any manner.

This Information Disclosure Statement is filed before the mailing date of a first Office Action on the merits. Accordingly, no fee is due. 37 C.F.R. § 1.97(b)(3).

I hereby certify that this correspondence is being deposited with the United States Postal Service as First Class Mail in an envelope addressed to: Assistant Commissioner for Patents, Washington, D.C. 20231, on September 2, 2003

Attorney for Applicant

Date of Signature

Respectfully submitted,

David M. Sigmond

Attorney for Applicant

Reg. No. 34,013 (303) 554-8371

(303) 554-8667 (fax)

<u>, •                                     </u>							Sheet 1 of
Form PTO-1449						cket No.	Serial No.
U.S. Department of Commerce, Patent and Trademark Office					BDG018		10/646,415
(Use beveral sheets if necessary)  PADELLE U.S. Patent Documents					Applicant		
					Chia-Chung Wang et al.		
					Filing Date		Group Art Unit
					August 22, 2003		
MA	DEMARK		v.s.	Patent Documents			
*Examiner	= = = :	Document					Filing Date
Initial		Number	Date	Name	Class	Subclass	If Appropriate
	AA	5,149,958	09/1992	Hallenbeck et al.	250	216	
	AB	5,523,608	06/1996	Kitaoka et al.	257	433	
	AC	5,834,835	11/1998	Maekawa	257	680	
	AD	5,893,723	04/1999	Yamanaka	438	65	
	AE	5,929,516	07/1999	Heerman et al.	257	701	
	AF	6,001,671	12/1999	Fjelstad	438	112	
	AG						
	AH						
	AI						
	AJ						
	AK						
	01	ther Art (Inc.	uding Author	r, Title, Date, P	ertinent	Pages, Etc	.)
	AN	Harper, "Electronic Packaging and Interconnection Handbook," Third Edition, Published by McGraw-Hill, 2000, page 7.42.					
	AM Towle et al., "Bumpless Build-Up Layer Packaging," 7 pages, www.Intel.com on November 1, 2002.						
	AN	Towle et al., "Bumpless Build-Up Layer Packaging," 19 pages, dated November 11, 2001, downloaded from <a href="https://www.Intel.com">www.Intel.com</a> on November 1, 2002.					
	AO	Teixeira, "Bumpless Build-Up Layer Packaging Technology," Intel Backgrounder, 4 pages, downloaded from <u>www.Intel.com</u> on November 1, 2002.					
	AP	Braunisch et al., "Electrical Performance of Bumpless Build-Up Layer Packaging," 15 pages, downloaded from <a href="https://www.Intel.com">www.Intel.com</a> on November 1, 2002.					
	AQ	Braunisch et al., "Electrical Performance of Bumpless Build-Up Layer Packaging," 2002 Electronic Components and Technology Conference, 6 pages, downloaded from www.Intel.com on November 1, 2002.					
Examiner		<u> </u>	Date Consid	dered			
* FYAMTNED .	Tni+	ial if refere	nce consider	ed, whether or no	ot citati	on is in co	onformance with

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with your next communication to Applicant.